timing-constraints
a5c-ai/babysitter/library/specializations/fpga-programming/skills/timing-constraints
PlatformUniversal
Expert skill for developing and validating timing constraints. Writes SDC (Synopsys Design Constraints) and XDC files for FPGA timing closure.
Universal